

APPARATUS HAVING A CACHE AND A LOOP BUFFER

Abstract

Briefly, in accordance with one embodiment of the invention, a processor has a
5 loop buffer and a cache that provides requested information to a processor core.